University of California, Santa Barbara

Department of Electrical and Computer Engineering

ECE 152A - Digital Design Principles

Final Exam August 29, 2007


lame
Perm #
ab Section
Problem #1 (25 points)
Problem #2 (25 points)
Problem #3 (25 points)
Problem #4 (25 points)
Total (100 points)

- This is a 75 minute exam; closed book, closed notes, no calculators.
- Answer all questions on the exam.

Problem #1.

Complete the functional (zero delay) timing diagram below for the circuit realized by the following Verilog code:

```
module final (clock, x, z1, z2);
input clock, x;
output z1, z2;
wire z1;
reg z2;
reg [1:0]state;
       assign z1 = x \& state[1] \mid \neg x \& \neg state[1] \& \neg state[0];
always @ (posedge clock)
begin
       if(x)
              state <= state + 1;</pre>
       else
              state <= state - 1;</pre>
       z2 <= x & state[1] | ~x & ~state[1] & ~state[0];</pre>
end
endmodule
```



Problem #2.

In this problem, you are to design a portion of the controller for a high definition, hard disk, digital video recorder.

The controller receives four inputs from the remote control:

Play/Pause (PP),

- When playing (1X), causes video to be frozen
- Otherwise, causes playing to resume

Fast Forward (FF)

- Causes video to fast forward at 2X speed
- When fast forwarding, causes video to fast forward at 4X speed Rewind (RW)
 - Causes video to rewind at 2X speed
 - When rewinding, causes video to rewind at 4X speed

Live (LV)

Sets video source to live television

You can assume that only one button can be pressed at any time. You can also assume that if the hard disk is rewound to the beginning, it will automatically begin playing from that point and if the hard disk is fast forwarded to the end, it will revert to playing live television.

There are four output bits from the controller:

Play from disk (PFD)

• 0 = live television, 1 = hard disk

Mode (MOD1, MOD0)

- 0 = continuous (1X speed), 1 = 2X speed, 2 = 4X speed, 3 = freeze Direction (DIR)
 - 0 = forward, 1 = reverse

The 2X speed and 4X speed outputs are used for regular speed and high speed fast forward and fast reverse playing from the hard disk.

Note that only a small number of input and output combinations are actually valid. For instance, although there are four buttons on the remote control, there are only 5 (not 16) valid input combinations since, at most, one button can be active at any time. On the output side, for example, it is not possible to watch live television in reverse at high speed (viewing in reverse must come from video stored on the hard disk).


1. (10 points) Identify and describe all valid (and invalid) output combinations.

2. (15 points) Based on the valid output combinations identified in part 1 above and all possible input combinations, construct a <u>state table</u> for the Moore machine implementing the controller. Use symbolic state names such as FRZ, FF2X, PLV, etc. on the state table and be sure the operation of your machine is clear.

Problem #3.

 (10 points) For the state table given below, complete the implication table on the following page, illustrating its contents after the first and second passes. <u>Do not</u> include same state pairs or self-implied pairs in the implication table.

		N	IS, inpι	ut = xy		
PS		00	01	11	10	Z
	<u> </u>	_		_	. !	
Α		В	С	Α	A	0
В		F	D	В	С	1
С		D	D	G	G	1
D		С	В	С	B	0
Е		F	D	В	C	1
F		Е	С	G	F	0
G		В	С	F	G	0
Н	 	С	E	С	E	0



2. (5 points) Identify all (1) same states and (2) equivalent states and construct the reduced (simplified) state diagram.

3. (10 points) Verify your answer above by finding the equivalence partition using the Moore reduction procedure.

Problem #4.

The truth table for the multiplication of one-bit binary numbers is shown below:

Χ	Υ		XY
0	0		0
0	1	ĺ	0
1	0	ĺ	0
1	1	Ì	1

Obviously, the truth table above is also that of a 2-input AND gate.

Like the multiplication of decimal numbers, multiplication of multiple-bit, unsigned binary numbers can be accomplished by generating the necessary partial products and adding them as shown below for the two-bit case.

The multiplication of 2, 2-bit binary numbers results in a 4-bit product. Product bit P1 is partial product X1Y1 (as in the truth table above). Product bit P2 is the sum of partial products X2Y1 and X1Y2. Product bit P3 is the sum of partial product X2Y2 and any carry generated in the creation of P2. Product bit P4 is simply any carry generated in the creation of P3.

This type of binary multiplier is know as an "array multiplier" and can be expanded to any number of bits.


1. (5 points) Partial data sheets for the 7408 quad, 2-input AND gate and 7482 2-bit, binary full adder are given below. Using only these two devices (as many as necessary), construct the schematic diagram for a 2-bit array multiplier. Show all signal connections (i.e., no "floating inputs").

7408 Data Sheet



TYPE	TEST CONDITIONS#		tpLH (ns) agation delay o-high-level o		tpHL (ns) Propagation delay time, high-to-low-level output		
		MIN	TYP	MAX	MIN	TYP	MAX
'08	C _L = 15 pF, R _L = 400 Ω		17.5	27		12	19
'H11, 'H21	C _L = 25 pF, R _L = 280 Ω		7.6	12		8.8	12
'LS08, 'LS11 'LS21	C _L = 15 pF, R _L = 2 kΩ		8	15		10	20
1000 1044	C _L = 15 pF, R _L = 280 Ω		4.5	7		5	7.5
'S08, 'S11	$C_1 = 50 pF$, $R_1 = 280 \Omega$		6			7.5	

7482 Data Sheet




2. (5 points) What is the critical path and maximum propagation delay through the array multiplier and what input conditions are necessary to produce the maximum propagation delay?

Use the specifications for the type '08 device (not the 'LS08 or 'S08) and note that the 7482 delays from A2 to Sum2 are the same as the B2 to Sum2 delays given on the data sheet.


3. (5 points) We now want to add registers for the inputs and outputs of the array multiplier. On each falling clock edge, two new operands will be loaded on the input side and the result of the previous multiplication will be loaded on the output side. Partial specs for the 7495, 4-bit shift register are given on the following page.

As is often the case, the register has more functionality than we need (the shift capability) so it will be configured to operate in parallel input/output mode only. The mode control input will be held high making the SERIAL INPUT and CLOCK1 inputs don't cares. On each falling CLOCK2 edge, inputs A through D will be loaded into the register.

If 7495 registers are added to the inputs and outputs as shown below, what is the minimum clock period necessary to insure correct operation?



7495 Data Sheet




			1	FUNC	TION	TABL	E				
INPUTS								OUT	PUTS		
MODE CONTROL	CLO	CKS	SERIAL	PARALLEL			_	_			
	2 (L)	1 (R)	SCHIAL	Α	В	С	D	QA.	α_{B}	ac	αC
Н	Н	X	X	X	Х	X	X	QAO	QBO	Q _{C0}	QD
Н	+	X	X	a	b	c	d	a	b	c	d

ecommended operating conditions							
	SN5495A			SN7495A			T
	MIN	NOM	MAX	MIN	NOM	MAX	דומט
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800			-800	μА
Low-level output current, IOL			16			16	mA
Clock frequency, fclock	0		25	0		25	MHz
Width of clock pulse, tw(clock) (see Figure 1)	20			20			ns
Setup time, high-level or low-level data, t _{su} (see Figure 1)	15			15			ns
Hold time, high-level or low-level data, th (see Figure 1)	0			0			ns
Time to enable clock 1, tenable 1 (see Figure 2)	15			15			ns
Time to enable clock 2, t _{enable 2} (see Figure 2)	15			15			ns
Time to inhibit clock 1, tinhibit 1 (see Figure 2)	5			5			ns
Time to inhibit clock 2, tinhibit 2 (see Figure 2)	5			5			ns
Operating free-air temperature, TA	-55		125	0		70	°C

	PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNIT
max	Maximum clock frequency	Soo Figure 1	D - 400 O	25	36		MHz
PLH	Propagation delay time, low-to-high-level output from clock			18	27	ns	
PHL	Propagation delay time, high-to-low-level output from clock				21	32	ns

4. (5 points) One method of increasing clock frequency (at the cost of latency) is via pipelining. In a pipelined design, the combinational processing is broken up into pipeline stages with registers between each of the stages. For our array multiplier, we can break up the multiplication into partial product generation and addition as shown in the generic block diagram below:



What is the minimum clock period for the 2-stage pipelined implementation of the synchronous, array multiplier?

5. (5 points) For the implementations in parts 3 and 4 above, assume that on the first falling clock edge the first two operands are loaded, on the second falling clock edge the second operands are loaded, on the third the third, etc.

If the first two operands are loaded at time = 0, when is the first product available for (a) the non-pipelined version and (b) the pipelined version?

At what point (after how many products are generated) does the pipelined design yield a performance advantage (more products in less time)?